Efficient implementation of 90° phase shifter in FPGA

In this article, we present an efficient way of implementing 90° phase shifter using Hilbert transformer with canonic signed digit (CSD) coefficients in FPGA. It is implemented using 27-tap symmetric finite impulse response (FIR) filter. Representing the filter coefficients by CSD eliminates the need for multipliers and the filter is implemented using shifters and adders/subtractors. The simulated results for the frequency response of the Hilbert transformer with infinite precision coefficients and CSD coefficients agree with each other. The proposed architecture requires less hardware as one adder is saved for the realization of every negative coefficient compared to convectional CSD FIR filter implementation. Also, it offers a high accuracy of phase shift. Introduction Phase shifters have wide spread applications [1-3], in particular, 90° phase shifters are used in wireless communication for single side band generation, IQ modulation and image rejection. Digital implementation of 90° phase shifters is in high demand as many of the digital communication systems use FPGAs [4-6]. The FPGAs offer a wide range of performance for implementing DSP algorithms and hence it is important to efficiently map the algorithm in order to optimize the area and speed. Hilbert transformer is the most widely used 90° phase shifter implemented either by a finite impulse response (FIR) [7-9] or by an infinite impulse response (IIR) filter [10]. Since the Hilbert transformer is required to shift the phase by 90° over a wide range of frequencies, FIR filter with linear phase is preferred over IIR filter. The conventional method of implementing the FIR filter is by adders/subtractors and multipliers. The computational time of a multiplier is more than that of an adder/subtractor and also occupies more hardware. In order to increase the speed and reduce the hardware cost, the coefficients of the filter are represented in canonic signed digits (CSD), which is the representation of the coefficients in powers of two. The resulting FIR filter can be implemented using shifters and adders/subtractors without multipliers. The CSD coefficients have minimum number of non-zero values when compared to other radix-2 representations which in turn again reduces the number of adders [11]. In this article, an efficient way of implementing the FIR filter with CSD coefficients is proposed which reduces the number of adders/subtractors compared to the convectional way of implementing the filter with CSD coefficients. In our application, this 90° phase shifter is used for digital image rejection of a demodulated RF signal on the receiver side of a wireless communication system. CSD representation of filter coefficients Encoding a binary number such that it contains the fewest number of non-zero bits is called canonic signed digit (CSD). It maps a number to a ternary system {-1,0,1} versus a binary system {0,1}. The following are the properties of CSD numbers: No two consecutive bits in a CSD number are nonzero. The CSD representation of a number contains the minimum possible number of non-zero bits, thus the name canonic. The CSD representation of a number is unique. Among the N-bit CSD numbers in the range [-1,1], the average number of non-zero bits is N/3 + 1/9 + O(2 N). Hence, on average, CSD numbers contain about 33% fewer non-zero bits than two’s complement numbers [11]. Now the multipliers in the digital filters are realized using shifters and adders/subtractors. This results in the area reduction for digital filters. Here, the * Correspondence: [email protected] Ghent University, INTEC/IMEC, Sint-pietersnieuwstraat 41, 9000 Ghent, Belgium Duraiswamy et al. EURASIP Journal on Advances in Signal Processing 2011, 2011:32 http://asp.eurasipjournals.com/content/2011/1/32 © 2011 Duraiswamy et al; licensee Springer. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. complexity of a digital filter is a function of the number of non-zero digits in the filter coefficient. Encoding the filter coefficient using the CSD representation reduces the number of partial products as well as the area and the power consumption. Hence, it is a useful technique for implementing FIR Filters with fixed coefficients. Digital FIR filters can take advantage of this CSD representation. In order to simplify the hardware, the filter is designed with coefficients represented by powers of two (CSD). The following are the specifications used for the FIR filter design. • Symmetry: Negative • Sampling frequency: 140 MHz • Pass band (normalized): 0.1-0.9 • Number of taps: 27 • Pass band ripple: 0.1 dB • Stop band attenuation: 50 dB • Coefficients precision: 12 bits • CSD precision: 2 The following steps are followed for the design in MATLAB: (1) Determine the filter coefficients using ParksMcClellan FIR filter. (2) Convert the filter coefficients to finite precision coefficients. (3) Represent each coefficient in CSD using the algorithm in [11]. The Parks-McClellan algorithm is optimal in min-max sense, however, suffers from pass band ripples. For applications that require zero ripple in the pass band and small transition bandwidth, maximally flat FIR filters can be used which have zero ripple in the pass band [12]. The coefficient precision can be varied till the response is close to the infinite precision frequency response. The number of taps as well as the digits in the CSD is kept minimum for efficient hardware implementation. The number of taps is varied till the desired response is obtained. The number of filter taps after optimization is 27 and the CSD coefficient precision is 12 bits. Table 1 gives the CSD coefficients generated from the algorithm in [11] from MATLAB. The frequency response of the Hilbert transform with infinite precision coefficients and CSD coefficients are shown in Figure 1 and they agree with each other. Hardware architecture The proposed hardware architecture is shown in Figure 2. The architecture consists of two basic blocks: coefficient add/sub and tap adder. The delays are modeled as Flip-Flop. Direct Form II filter architecture is chosen for implementation. Negative powers of two is equivalent to division by powers of two and can be implemented by Table 1 CSD representation of filter coefficients. Coefficient Value CSD representation h(0) = -h(26) -0.00774850 -2 + 2